

CMOS ST-BUSTM Family MT89L80 Digital Switch

Data Sheet

Features

- 3.3 volt supply
- 5 V tolerant inputs and TTL compatible outputs.
- 256 x 256 channel non-blocking switch
- Accepts serial streams at 2.048 Mb/s
- · Per-channel three-state control
- · Patented per channel message mode
- · Non-multiplexed microprocessor interface
- Zarlink ST-BUS compatible
- Low power consumption: typical 15 mW
- Pin compatible with the MT8980DP

Applications

- Key telephone systems
- PBX systems
- · Small and medium voice switching systems

		Sept. 2006
Orde	ering Information	on
MT89L80ANR MT89L80APR MT89L80AP MT89L80AN MT89L80ANR1 MT89L80ANR1 MT89L80AN1 MT89L80AP1	48 Pin SSOP 44 Pin PLCC 44 Pin PLCC 48 Pin SSOP 44 Pin PLCC* 48 Pin SSOP* 48 Pin SSOP* 44 Pin PLCC*	Tape & Reel Tape & Reel Tubes Tubes Tape & Reel Tubes Tubes Tubes
*P	b Free Matte Tin	
	40°C to +85°C	

Description

This VLSI CMOS device is designed for switching PCM-encoded voice or data, under microprocessor control, in a modern digital exchange, PBX or Central Office. It provides simultaneous connections for up to 256 64 kbit/s channels. Each of the eight serial inputs and outputs consist of 32 64 kbit/s channels multiplexed to form a 2048 kbit/s ST-BUS stream. In addition, the MT89L80 provides microprocessor read and write access to individual ST-BUS channels.





Figure 1 - Functional Block Diagram

Sept. 2006





Pin Description

Pii	n #		
44 PLCC	48 SSOP	Name	Description
2	2	DTA	Data Acknowledgment (5 V Tolerant Three-state Output). This active low output indicates that a data bus transfer is complete. A pull-up resistor is required at this output.
3-5	3-5	STi0-2	ST-BUS Inputs 0 to 2 (5 V-tolerant Inputs). Serial data input streams. These streams have data rates of 2.048 Mbit/s with 32 channels.
7-11	7-11	STi3-7	ST-BUS Inputs 3 to 7 (5 V-tolerant Inputs). Serial data input streams. These streams may have data rates of 2.048 Mbit/s with 32channels.
12	12,36	V _{DD}	+3.3 Volt Power Supply.
	13	RESET	Device Reset (5 V-tolerant input). This pin is only available for the 48-pin SSOP package. This active low input puts the device in its reset state. It clears the internal counters and registers. <u>All ST-BUS</u> outputs are set to the high impedance state. In normal operation. The RESET pin must be held low for a minimum of 100nsec to reset the device. Internal pull-up.
13	14	F0i	Frame Pulse (5 V-tolerant Input). This is the input for the frame synchronization pulse for the 2048 kbit/s ST-BUS streams. A low on this input causes the internal counter to reset on the next negative transition of C4i.

Pin Description (continued)

Pi	n #		
44 PLCC	48 SSOP	Name	Description
14	15	C4i	4.096 MHz Clock (5 V-tolerant Input). ST-BUS bit cell boundaries lie on the alternate falling edges of this clock.
15-17	16-18	A0-2	Address 0-2 / Input Streams 8-10 (5 V-tolerant Input). These are the inputs for the address lines on the microprocessor interface.
19-21	20-22	A3-5	Address 3-5 / Input Streams 11-13 (5 V-tolerant Input). These are the inputs for the address lines on the microprocessor interface.
22	23	DS	Data Strobe (5 V-tolerant Input). This is the input for the active high data strobe on the microprocessor interface.
23	24	R/W	Read/Write (5 V-tolerant Input). This is the input for the read/write signal on the microprocessor interface - high for read, low for write.
24	26	CS	Chip Select (5 V-tolerant Input). This is the input for the active low chip select on the microprocessor interface
25-27	27-29	D7-D5	Data Bus (5 V-tolerant I/O): These are the bidirectional data pins on the microprocessor interface.
29-33	31-35	D4-D0	Data Bus (5 V-tolerant I/O): These are the bidirectional data pins on the microprocessor interface.
34	1, 25,37	V _{SS}	Ground.
35-39	38-42	STo7-3	ST-BUS Outputs 7 to 3 (5 V-Tolerant Three-state Outputs). These are the pins for the eight 2048 kbit/s ST-BUS output streams.
41-43	44-46	STo2-0	ST-BUS Outputs 2to 0 (5 V-Tolerant Three-state Outputs). These are the pins for the eight 2048kbit/s ST-BUS output streams.
44	47	ODE	Output Drive Enable (5 V-tolerant Input). If this input is held high, the STo0-STo7 output drivers function normally. If this input is low, the STo0-STo7 output drivers go into their high impedance state. NB: Even when ODE is high, channels on the STo0-STo7 outputs can go high impedance under software control.
1	48	CSTo	Control ST-BUS Output (5 V-Tolerant Output). Each frame of 256 bits on this ST-BUS output contains the values of bit 1 in the 256 locations of the Connection Memory High.
6, 18, 28, 40	6, 19, 30, 43	NC	No Connection.

Functional Description

In recent years, there has been a trend in telephony towards digital switching, particularly in association with software control. Simultaneously, there has been a trend in system architectures towards distributed processing or multi-processor systems.

In accordance with these trends, Zarlink has devised the ST-BUS (Serial Telecom Bus). This bus architecture can be used both in software-controlled digital voice and data switching, and for interprocessor communications. The uses in switching and in interprocessor communications are completely integrated to allow for a simple general purpose architecture appropriate for the systems of the future.

The serial streams of the ST-BUS operate continuously at 2048 kbit/s and are arranged in 125 μ s wide frames which contain 32 8-bit channels. Zarlink manufactures a number of devices which interface to the ST-BUS; a key device being the MT89L80 chip.

The MT89L80 can switch data from channels on ST-BUS inputs to channels on ST-BUS outputs, and simultaneously allows its controlling microprocessor to read channels on ST-BUS inputs or write to channels on ST-BUS outputs (Message Mode). To the microprocessor, the MT89L80 looks like a memory peripheral. The microprocessor can write to the MT89L80 to establish switched connections between input ST-BUS channels and output ST-BUS channels, or to transmit messages on output ST-BUS channels. By reading from the MT89L80, the microprocessor can receive messages from ST-BUS input channels or check which switched connections have already been established.

By integrating both switching and interprocessor communications, the MT89L80 allows systems to use distributed processing and to switch voice or data in an ST-BUS architecture.

Hardware Description

Serial data at 2048 kbit/s is received at the eight ST-BUS inputs (STi0 to STi7), and serial data is transmitted at the eight ST-BUS outputs (STo0 to STo7). Each serial input accepts 32 channels of digital data, each channel containing an 8-bit word which may represent a PCM-encoded analog/voice sample as provided by a codec (e.g., Zarlink's MT8964).

This serial input word is converted into parallel data and stored in the 256 X 8 Data Memory. Locations in the Data Memory are associated with particular channels on particular ST-BUS input streams. These locations can be read by the microprocessor which controls the chip.

Locations in the Connection Memory, which is split into high and low parts, are associated with particular ST-BUS output streams. When a channel is due to be transmitted on an ST-BUS output, the data for the channel can either be switched from an ST-BUS input or it can originate from the microprocessor. If the data is switched from an input, then the contents of the Connection Memory Low location associated with the output channel is used to address the Data Memory. This Data Memory address corresponds to the channel on the input ST-BUS stream on which the data for switching arrived. If the data for the output channel originates from the microprocessor (Message Mode), then the contents of the Connection Memory Low location associated with the output channel are output directly, and this data is output repetitively on the channel once every frame until the microprocessor intervenes.

The Connection Memory data is received, via the Control Interface, at D7 to D0. <u>The Control Interface also receives</u> address information at A5 to A0 and handles the microprocessor control signals CS, DTA, R/W and DS. There are two parts to any address in the Data Memory or Connection Memory. The higher order bits come from the Control Register, which may be written to or read from via the Control Interface. The lower order bits come from the address lines directly.

The Control Register also allows the chip to broadcast messages on all ST-BUS outputs (i.e., to put every channel into Message Mode), or to split the memory so that reads are from the Data Memory and writes are to the Connection Memory Low. The Connection Memory High determines whether individual output channels are in Message Mode, and allows individual output channels to go into a high-impedance state, which enables arrays of MT89L80s to be constructed. It also controls the CSTo pin.

All ST-BUS timing is derived from the two signals $\overline{C4i}$ and $\overline{F0i}$.

A5	A4	A3	A2	A1	A0	Hex Address	Location	
0 1 1 • •	0 0 0 • •	0 0 0 • •	0 0 0 • •	0 0 0 • •	0 0 1 • •	00 - 1F 20 21 • • 3F	Control Register * Channel 0 [†] Channel 1 [†] • • • Channel 31 [†]	
	1 1 1 3F Channel 31' * Writing to the Control Register is the only fast transaction. * The control Register is the contents of the Control Register. * Memory and stream are specified by the contents of the Control Register. * Channel 31'							

Figure 3 - Address Memory Map

Software Control


The address lines on the Control Interface give access to the Control Register directly or, depending on the contents of the Control Register, to the High or Low sections of the Connection Memory or to the Data Memory.

If address line A5 is low, then the Control Register is addressed regardless of the other address lines (see Fig. 3). If A5 is high, then the address lines A4-A0 select the memory location corresponding to channel 0-31 for the memory and stream selected in the Control Register.

The data in the Control Register consists of mode control bits, memory select bits, and stream address bits (see Fig. 4). The memory select bits allow the Connection Memory High or Low or the Data Memory to be chosen, and the stream address bits define one of the ST-BUS input or output streams.

Bit 7 of the Control Register allows split memory operation - reads are from the Data Memory and writes are to the Connection Memory Low.

The other mode control bit, bit 6, puts every output channel on every output stream into active Message Mode; i.e., the contents of the Connection Memory Low are output on the ST-BUS output streams once every frame unless the ODE pin is low. In this mode the chip behaves as if bits 2 and 0 of every Connection Memory High location were 1, regardless of the actual values.






Figure 4 - Control Register Bits





Figure 5 - Connection Memory High Bits



*If bit 2 of the corresponding Connection High location is 1 or if bit 6 of the Control Register is 1, then these entire 8 bits are output on the channel and stream associated with this location. Otherwise, the bits are used as indicated to define the source of the connection which is output on the channel and stream associated.

Figure 6 - Connection Memory Low Bits

If bit 6 of the Control Register is 0, then bits 2 and 0 of each Connection Memory High location function normally (see Fig. 5). If bit 2 is 1, the associated ST-BUS output channel is in Message Mode; i.e., the byte in the corresponding Connection Memory Low location is transmitted on the stream at that channel. Otherwise, one of the bytes received on the serial inputs is transmitted and the contents of the Connection Memory Low define the ST-BUS input stream and channel where the byte is to be found (see Fig. 6).

If the ODE pin is low, then all serial outputs are high-impedance. If it is high and bit 6 in the Control Register is 1, then all outputs are active. If the ODE pin is high and bit 6 in the Control Register is 0, then the bit 0 in the Connection Memory High location enables the output drivers for the corresponding individual ST-BUS output stream and channel. Bit 0=1 enables the driver and bit 0=0 disables it (see Fig. 5).

Bit 1 of each Connection Memory High location (see Fig. 5) is output on the CSTo pin once every frame. To allow for delay in any external control circuitry the bit is output one channel before the corresponding channel on the ST-BUS streams, and the bit for stream 0 is output first in the channel; e.g., bit 1's for channel 9 of streams 0-7 are output synchronously with ST-BUS channel 8 bits 7-0.

Applications

Use in a Simple Digital Switching System

Figs. 7 and 8 show how MT89L80s can be used with MT8964s to form a simple digital switching system. Fig. 7 shows the interface between the MT89L80s and the filter/codecs. Fig. 8 shows the position of these components in an example architecture.

The MT8964 filter/codec in Fig. 7 receives and transmits digitized voice signals on the ST-BUS input D_R , and ST-BUS output D_X , respectively. These signals are routed to the ST-BUS inputs and outputs on the top MT89L80, which is used as a digital speech switch.

The MT8964 is controlled by the ST-BUS input D_c originating from the bottom MT89L80, which generates the appropriate signals from an output channel in Message Mode. This architecture optimizes the messaging capability

of the line circuit by building signalling logic, e.g., for on-off hook detection, which communicates on an ST-BUS output. This signalling ST-BUS output is monitored by a microprocessor (not shown) through an ST-BUS input on the bottom MT89L80.

Fig. 8 shows how a simple digital switching system may be designed using the ST-BUS architecture. This is a private telephone network with 256 extensions which uses a single MT89L80 as a speech switch and a second MT89L80 for communication with the line interface circuits.




Figure 7 - Example of Typical Interface between 89L80s and 8964s for Simple Digital Switching System




Figure 8 - Example Architecture of a Simple Digital Switching System

Absolute Maximum Ratings*

	Parameter	Symbol	Min.	Max.	Units
1	Supply Voltage		-0.3	5.0	V
2	Voltage on any I/O pin (except supply pins)	Vo	V _{SS} -0.3	V _{DD} +0.3	V
3	Current at Digital Outputs	Ι _ο		20	mA
4	Storage Temperature	Τ _s	-55	+125	°C
5	Package Power Dissipation	P _D		1	W

* Exceeding these values may cause permanent damage. Functional operation under these conditions is not implied.

Recommended Operating Conditions - Voltages are with respect to ground (V_{ss}) unless otherwise stated.

	Characteristics	Sym.	Min.	Тур.	Max.	Units	Test Conditions
1	Operating Temperature	T _{OP}	-40		+85	°C	
2	Positive Supply	V _{DD}	3.0		3.6	V	
3	Input High Voltage	V _{IH}	$0.7V_{DD}$		V _{DD}	V	
4	Input High Voltage on 5 V Tolerant Inputs	V _{IH}			5.5	V	
5	Input Low Voltage	V _{IL}	V _{SS}		$0.3V_{\text{DD}}$	V	

DC Electrical Characteristics - Voltages are with respect to ground (V_{ss}) unless otherwise stated.

		Characteristics	Sym.	Min.	Typ.‡	Max.	Units	Test Conditions
1	I	Supply Current	I _{DD}		4	7	mA	Outputs unloaded
2	N	Input High Voltage	V _{IH}	0.7V _{DD}			V	
3	P U	Input Low Voltage	V _{IL}			$0.3V_{DD}$	V	
4	T	Input Leakage	١ _{IL}			5	μA	$V_{\rm I}$ between $V_{\rm SS}$ and $V_{\rm DD}$
5	S	Input Pin Capacitance	Cı			10	pF	
6	0	Output High Voltage	V _{OH}	$0.8V_{DD}$			V	I _{OH} = 10 mA
7	O U	Output High Current	I _{OH}	10			mA	Sourcing. V _{OH} =2.4V
8	T P	Output Low Voltage	V _{OL}			0.4	V	I _{OL} = 5 mA
9	Р U	Output Low Current	I _{OL}	5			mA	Sinking. $V_{OL} = 0.4V$
10	T S	High Impedance Leakage	I _{oz}			5	μA	$V_{\rm O}$ between $V_{\rm SS}$ and $V_{\rm DD}$
11	5	Output Pin Capacitance	Co			10	pF	

[‡] Typical figures are at 25°C and are for design aid only: not guaranteed and not subject to production testing.

AC Electrical Characteristics – Timing Parameter Measurement Voltage Levels

	Characteristics	Sym	Level	Units	Test Conditions
1	CMOS Threshold Voltage	V _{TT}	$0.5V_{\text{DD}}$	V	
2	CMOS Rise/Fall Threshold Voltage high	V _{HM}	$0.7V_{DD}$	V	
3	CMOS Rise/Fall Threshold Voltage low	V_{LM}	$0.3V_{\text{DD}}$	V	

		Characteristics	Sym.	Min.	Тур.‡	Max.	Units	Test Conditions	
1		Clock Period*	t _{CLK}	220	244	300	ns		
2	1	Clock Width High	t _{CH}	85	122	150	ns		
3	Ň	Clock Width Low	t _{CL}	85	122	150	ns		
4	P U	Clock Transition Time	t _{CTT}			10	ns		
5	Т	Frame Pulse Setup Time	t _{FPS}	10		190	ns		
6	S	Frame Pulse Hold Time	t _{FPH}	10		190	ns		
7		Frame Pulse Width	t _{FPW}		244		ns		

AC Electrical Characteristics[†] - Clock Timing (Figures 9 and 10)

† Timing is over recommended temperature & power supply voltages.
‡ Typical figures are at 25°C and are for design aid only: not guaranteed and not subject to production testing.
* Contents of Connection Memory are not lost if the <u>clock</u> stops, however, ST-BUS outputs go into the high impedance state.

NB: Frame Pulse is repeated every 512 cycles of $\overline{C4i}$.




Figure 9 - Frame Alignment






Figure 10 - Clock Timing

AC Electrical Characteristics[†] - Serial Streams (Figures 11, 12 and 13)

		Characteristics	Sym.	Min.	Typ.‡	Max.	Units	Test Conditions
1	0	STo0/7 Delay - Active to High Z	t _{saz}	5		55	ns	R _L =1 KΩ*, C _L =150 pF
2	U T	STo0/7 Delay - High Z to Active	t _{sza}	5		55	ns	C _L =150 pF
3	P	STo0/7 Delay - Active to Active	t _{SAA}	5		55	ns	C _L =150 pF
4	U T	Output Driver Enable Delay	t _{OED}			50	ns	R _L =1 KΩ*, C _L =150 pF
5	S	External Control Delay	t _{xCD}			55	ns	C _L =150 pF
6	Ι	Serial Input Setup Time	t _{sis}	20			ns	
7	Ν	Serial Input Hold Time	t _{s⊪}	20			ns	

† Timing is over recommended temperature & power supply voltages.
† Typical figures are at 25°C and are for design aid only: not guaranteed and not subject to production testing.
* High Impedance is measured by pulling to the appropriate rail with R_L, with timing corrected to cancel time taken to discharge C_L.








Figure 12 - Output Driver Enable




Figure 13 - Serial Inputs

AC Electrical Characteristics[†] - Processor Bus (Figures 14)

	Characteristics	Sym	Min	Тур‡	Max	Units	Test Conditions
1	Chip Select Setup Time	t _{CSS}	0			ns	
2	Read/Write Setup Time	t _{RWS}	5			ns	
3	Address Setup Time	t _{ADS}	5			ns	
4	Acknowledgment Delay						
	Control Register Read	t _{AKD}		52	120	ns	C _L =150 pF
	Control Register Write	t _{AKD}		25	65	ns	C _L =150 pF
	Connection Memory Read	t _{AKD}		62	120	ns	C _L =150 pF
	Connection Memory Write	t _{AKD}		30	53	ns	C _L =150 pF
	Data Memory Read	t _{AKD}		560	1220	ns	C _L =150 pF
5	Fast Write Data Setup Time	t _{FWS}	0			ns	
6	Slow Write Data Delay	t _{SWD}			122	ns	
7	Read Data Setup Time	t _{RDS}	0			ns	C _L = 150 pF
8	Data Hold Time Read	t _{DHT}	10		90	ns	R_L =1 K Ω^* , C_L =150 pF
	Write	t _{DHT}	5	10		ns	
9	Read Data To High Impedance	t _{RDZ}	15	50	90	ns	R_L =1 K Ω^* , C_L =150 pF
10	Chip Select Hold Time	t _{CSH}	0			ns	
11	Read/Write Hold Time	t _{RWH}	0			ns	
12	Address Hold Time	t _{ADH}	8			ns	
13	Acknowledgment Hold Time	t _{AKH}		50	80	ns	R _L =1 KΩ [*] , C _L =150 pF

† Timing is over recommended temperature & power supply voltages.
‡ Typical figures are at 25°C and are for design aid only: not guaranteed and not subject to production testing.
* High Impedance is measured by pulling to the appropriate rail with R_L, with timing corrected to cancel time taken to discharge C_L.





Figure 14 - Processor Bus




	Control Di	imensions	Altern. Di	mensions	
Symbol	in inc	hes	in millimetres		
	MIN	MAX	MIN	MAX	
А	0.165	0.180	4.19	4.57	
A1	0.090	0.120	2.29	3.05	
A2	0.062	0.083	1.57	2.11	
Α3	0.042	0.056	1.07	1.42	
Α4	0.020		0.51	-	
D	0.685	0.695	17.40	17.65	
D1	0.650	0.656	16.51	16.66	
D2	0.291	0.319	7.39	8.10	
Е	0.685	0.695	17.40	17.65	
E1	0.650	0.656	16.51	16.66	
E2	0.291	0.319	7.39	8.10	
В	0.026	0.032	0.66	0.81	
b	0.013	0.021	0.33	0.53	
е	0.050	BSC	1.27	BSC	
		Pin fea	otures		
ND		11			
NE		11			
Ν		44	ł –		
Note		Squo	ore		
Confor	ms to J	EDEC MS		lss. A	

Notes:

Seating Plane

- 1. All dimensions and tolerances conform to ANSI Y14.5M-1982
- 2. Dimensions D1 and E1 do not include mould protrusions. Allowable mould protrusion is 0.010" per side. Dimensions D1 and E1 include mould protrusion mismatch and are determined at the parting line, that is D1 and E1 are measured at the extreme material condition at the upper or lower parting line.
- 3. Controlling dimensions in Inches.
- 4. "N" is the number of terminals.
- 5. Not To Scale
- 6. Dimension R required for 120° minimum bend.

© Zarlink	Semiconductor	2002 All right	s reserved.		ZARLINK SEMICONDUCTOR		Package Code QA
ISSUE	1	2	3			Previous package codes	Package Outline for
ACN	5958	207470	213094			HP / P	44 lead PLCC
DATE	15Aug94	10Sep99	15Jul02			,	
APPRD.							GPD00003



© Zarlink Semiconductor 2003 All rights reserved.							Package Code
ISSUE	1					Previous package codes	Package Outline for 48 lead
ACN	213915						SSOP (300 mil Body Width)
DATE	13-01-03				JE MILEON DUCTOR		
APPRD.					-		GPD00816



For more information about all Zarlink products visit our Web Site at

www.zarlink.com

Information relating to products and services furnished herein by Zarlink Semiconductor Inc. or its subsidiaries (collectively "Zarlink") is believed to be reliable. However, Zarlink assumes no liability for errors that may appear in this publication, or for liability otherwise arising from the application or use of any such information, product or service or for any infringement of patents or other intellectual property rights owned by third parties which may result from such application or use. Neither the supply of such information or purchase of product or service conveys any license, either express or implied, under patents or other intellectual property rights owned by Zarlink or licensed from third parties by Zarlink, whatsoever. Purchasers of products are also hereby notified that the use of product in certain ways or in combination with Zarlink, or non-Zarlink furnished goods or services may infringe patents or other intellectual property rights owned by Zarlink.

This publication is issued to provide information only and (unless agreed by Zarlink in writing) may not be used, applied or reproduced for any purpose nor form part of any order or contract nor to be regarded as a representation relating to the products or services concerned. The products, their specifications, services and other information appearing in this publication are subject to change by Zarlink without notice. No warranty or guarantee express or implied is made regarding the capability, performance or suitability of any product or service. Information concerning possible methods of use is provided as a guide only and does not constitute any guarantee that such methods of use will be satisfactory in a specific piece of equipment. It is the user's responsibility to fully determine the performance and suitability of any equipment using such information and to ensure that any publication or data used is up to date and has not been superseded. Manufacturing does not necessarily include testing of all functions or parameters. These products are not suitable for use in any medical products whose failure to perform may result in significant injury or death to the user. All products and materials are sold and services provided subject to Zarlink's conditions of sale which are available on request.

Purchase of Zarlink's I²C components conveys a licence under the Philips I²C Patent rights to use these components in and I²C System, provided that the system conforms to the I²C Standard Specification as defined by Philips.

Zarlink, ZL and the Zarlink Semiconductor logo are trademarks of Zarlink Semiconductor Inc.

Copyright Zarlink Semiconductor Inc. All Rights Reserved.

TECHNICAL DOCUMENTATION - NOT FOR RESALE